[sim] add vector traps to vector instructions

[riscv-isa-sim.git] / riscv / insns / fmov_us.h

require_vector;
require_fp;
demand(0 <= RS2 && RS2 < MAX_UTS, "ut not in range");
FRD = UT_FRS1(RS2);