projects / riscv-isa-sim.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
Implement clearing-misa.C-while-PC-is-misaligned proposal
[riscv-isa-sim.git] / riscv / insns / fmv_x_w.h
1 require_extension('F');
2 require_fp;
3 WRITE_RD(sext32(FRS1.v[0]));
Simple-V augmented version of spike