Rename MTFSR/MFFSR to FSSR/FRSR
[riscv-isa-sim.git] / riscv / insns / frsr.h
1 require_fp;
2 RD = fsr;