[opcodes,pk,sim,xcc] add vector mem instructions
[riscv-isa-sim.git] / riscv / insns / fsdst_v.h
1