projects / riscv-isa-sim.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
Fix implementation of FMIN/FMAX NaN case
[riscv-isa-sim.git] / riscv / insns / fsgnjx_s.h
1 require_extension('F');
2 require_fp;
3 WRITE_FRD(fsgnj32(FRS1, FRS2, false, true));
Simple-V augmented version of spike