projects / riscv-isa-sim.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
fix slli/slliw encoding bug
[riscv-isa-sim.git] / riscv / insns / fssr.h
1 require_fp;
2 WRITE_RD(p->set_fsr(RS1));
Simple-V augmented version of spike