[sim] initial support for virtual memory

[riscv-isa-sim.git] / riscv / insns / fsw_v.h

require_vector;
require_fp;
VEC_STORE(FRD, store_uint32, 4);