Fix implementation of FMIN/FMAX NaN case

[riscv-isa-sim.git] / riscv / insns / jalr.h

reg_t tmp = npc;
set_pc((RS1 + insn.i_imm()) & ~reg_t(1));
WRITE_RD(tmp);