[xcc,pk,sim] Added first part of FP support
[riscv-isa-sim.git] / riscv / insns / l_d.h
1 require_fp;
2 FRA.bits = mmu.load_int64(RB+SIMM);