[sim] initial support for virtual memory

[riscv-isa-sim.git] / riscv / insns / lbst_v.h

require_vector;
VEC_LOAD(RD, load_int8, RS2);