Merge pull request #156 from p12nGH/noncontiguous_harts
[riscv-isa-sim.git] / riscv / insns / lbu.h
1 WRITE_RD(MMU.load_uint8(RS1 + insn.i_imm()));