[xcc, sim, pk, opcodes] new instruction encoding!

[riscv-isa-sim.git] / riscv / insns / lh.h

RD = mmu.load_int16(RS1+SIMM);