Fix implementation of FMIN/FMAX NaN case

[riscv-isa-sim.git] / riscv / insns / lui.h

WRITE_RD(insn.u_imm());