Fix implementation of FMIN/FMAX NaN case

[riscv-isa-sim.git] / riscv / insns / lw.h

WRITE_RD(MMU.load_int32(RS1 + insn.i_imm()));