[sim,xcc] Changed instruction format to RISC-V

[riscv-isa-sim.git] / riscv / insns / lwu.h

RA = mmu.load_uint32(RB+SIMM);