[sim] initial support for virtual memory

[riscv-isa-sim.git] / riscv / insns / lwu_v.h

require_vector;
VEC_LOAD(RD, load_uint32, 4);