[xcc] minor performance tweaks

[riscv-isa-sim.git] / riscv / insns / mtfsr.h

require_fp;
uint32_t tmp = fsr;
set_fsr(RS1);
RD = tmp;