[opcodes] generate latex and verilog correctly

[riscv-isa-sim.git] / riscv / insns / mul_d.h

require_fp;
FRD = f64_mul(FRS1, FRS2);
set_fp_exceptions;