projects
/
riscv-isa-sim.git
/ blob
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
history
|
raw
|
HEAD
[opcodes, sim, xcc] made *w insns illegal in RV32
[riscv-isa-sim.git]
/
riscv
/
insns
/
mulh.h
1
if
(
xpr64
)
2
{
3
int64_t
a
=
RS1
;
4
int64_t
b
=
RS2
;
5
RD
= (
int128_t
(
a
) *
int128_t
(
b
)) >>
64
;
6
}
7
else
8
RD
=
sext32
((
sreg_t
(
RS1
) *
sreg_t
(
RS2
)) >>
32
);