projects
/
riscv-isa-sim.git
/ blob
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
history
|
raw
|
HEAD
Implement clearing-misa.C-while-PC-is-misaligned proposal
[riscv-isa-sim.git]
/
riscv
/
insns
/
mulhsu.h
1
require_extension
(
'M'
);
2
if
(
xlen
==
64
)
3
WRITE_RD
(
mulhsu
(
RS1
,
RS2
));
4
else
5
WRITE_RD
(
sext32
((
sext32
(
RS1
) *
reg_t
((
uint32_t
)
RS2
)) >>
32
));