projects
/
riscv-isa-sim.git
/ blob
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
history
|
raw
|
HEAD
temporary undoing of renaming
[riscv-isa-sim.git]
/
riscv
/
insns
/
mulhsu.h
1
if
(
xpr64
)
2
{
3
int64_t
a
=
RS1
;
4
uint64_t
b
=
RS2
;
5
RD
= (
int128_t
(
a
) *
uint128_t
(
b
)) >>
64
;
6
}
7
else
8
RD
=
sext32
((
sext32
(
RS1
) *
reg_t
((
uint32_t
)
RS2
)) >>
32
);