[xcc, sim] replaced ble/bleu with bge/bgeu

[riscv-isa-sim.git] / riscv / insns / mulhuw.h

RC = sext32((RA * RB) >> 32);