[opcodes] generate latex and verilog correctly

[riscv-isa-sim.git] / riscv / insns / mulhw.h

RD = sext32((sreg_t(RS1) * sreg_t(RS2)) >> 32);