[xcc, sim] replaced ble/bleu with bge/bgeu

[riscv-isa-sim.git] / riscv / insns / rem.h

require64;
RC = sreg_t(RA) % sreg_t(RB);