[xcc, sim, pk, opcodes] new instruction encoding!

[riscv-isa-sim.git] / riscv / insns / remw.h

RD = sext32(int32_t(RS1) % int32_t(RS2));