[opcodes] generate latex and verilog correctly

[riscv-isa-sim.git] / riscv / insns / s_s.h

require_fp;
mmu.store_uint32(RS1+BIMM, FRS2);