Implement clearing-misa.C-while-PC-is-misaligned proposal

[riscv-isa-sim.git] / riscv / insns / sd.h

require_rv64;
MMU.store_uint64(RS1 + insn.s_imm(), RS2);