[sim] add vector traps to vector instructions

[riscv-isa-sim.git] / riscv / insns / sd_v.h

require_vector;
require_xpr64;
VEC_STORE(RD, store_uint64, 8);