[sim] add while to interactive_until

[riscv-isa-sim.git] / riscv / insns / sgninj_d.h

require_fp;
FRC = (FRA &~ INT64_MIN) | (FRB & INT64_MIN);