[sim,xcc] Changed instruction format to RISC-V

[riscv-isa-sim.git] / riscv / insns / sh.h

mmu.store_uint16(RB+SIMM, RA);