[xcc, sim, pk, opcodes] new instruction encoding!

[riscv-isa-sim.git] / riscv / insns / sh.h

mmu.store_uint16(RS1+BIMM, RS2);