projects / riscv-isa-sim.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
Fix implementation of FMIN/FMAX NaN case
[riscv-isa-sim.git] / riscv / insns / slli.h
1 require(SHAMT < xlen);
2 WRITE_RD(sext_xlen(RS1 << SHAMT));
Simple-V augmented version of spike