Fix implementation of FMIN/FMAX NaN case

[riscv-isa-sim.git] / riscv / insns / slliw.h

require_rv64;
WRITE_RD(sext32(RS1 << SHAMT));