Fix implementation of FMIN/FMAX NaN case

[riscv-isa-sim.git] / riscv / insns / sllw.h

require_rv64;
WRITE_RD(sext32(RS1 << (RS2 & 0x1F)));