Fix implementation of FMIN/FMAX NaN case

[riscv-isa-sim.git] / riscv / insns / sltiu.h

WRITE_RD(RS1 < reg_t(insn.i_imm()));