[xcc, sim, pk, opcodes] new instruction encoding!

[riscv-isa-sim.git] / riscv / insns / sqrt_d_rm.h

require_fp;
softfloat_roundingMode = RM;
FRD = f64_sqrt(FRS1);
set_fp_exceptions;