Fix implementation of FMIN/FMAX NaN case

[riscv-isa-sim.git] / riscv / insns / sra.h

WRITE_RD(sext_xlen(sext_xlen(RS1) >> (RS2 & (xlen-1))));