[opcodes] generate latex and verilog correctly

[riscv-isa-sim.git] / riscv / insns / sra.h

require64;
RD = sreg_t(RS1) >> (RS2 & 0x3F);