WIP. Doesn't work.

[riscv-isa-sim.git] / riscv / insns / srl.h

WRITE_RD(sext_xlen(zext_xlen(RS1) >> (RS2 & (xlen-1))));