Update to new privileged spec

[riscv-isa-sim.git] / riscv / insns / srl.h

if (xlen == 64)
  WRITE_RD(RS1 >> (RS2 & 0x3F));
else
  WRITE_RD(sext32((uint32_t)RS1 >> (RS2 & 0x1F)));