WIP. Doesn't work.

[riscv-isa-sim.git] / riscv / insns / srliw.h

require_rv64;
WRITE_RD(sext32((uint32_t)RS1 >> SHAMT));