projects / riscv-isa-sim.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
Fix implementation of FMIN/FMAX NaN case
[riscv-isa-sim.git] / riscv / insns / srlw.h
1 require_rv64;
2 WRITE_RD(sext32((uint32_t)RS1 >> (RS2 & 0x1F)));
Simple-V augmented version of spike