Fix implementation of FMIN/FMAX NaN case

[riscv-isa-sim.git] / riscv / insns / sub.h

WRITE_RD(sext_xlen(RS1 - RS2));