WIP. Doesn't work.
[riscv-isa-sim.git] / riscv / insns / sub.h
1 WRITE_RD(sext_xlen(RS1 - RS2));