[opcodes] generate latex and verilog correctly

[riscv-isa-sim.git] / riscv / insns / sub.h

require64;
RD = RS1 - RS2;