[opcodes] generate latex and verilog correctly

[riscv-isa-sim.git] / riscv / insns / subw.h

RD = sext32(RS1 - RS2);