Implement clearing-misa.C-while-PC-is-misaligned proposal

[riscv-isa-sim.git] / riscv / insns / sw.h

MMU.store_uint32(RS1 + insn.s_imm(), RS2);