[opcodes] generate latex and verilog correctly

[riscv-isa-sim.git] / riscv / insns / sw.h

mmu.store_uint32(RS1+BIMM, RS2);