[sim] initial support for virtual memory

[riscv-isa-sim.git] / riscv / insns / sw_v.h

require_vector;
VEC_STORE(RD, store_uint32, 4);