[opcodes] generate latex and verilog correctly

[riscv-isa-sim.git] / riscv / insns / sync.h